


DECK-68k Compute Board

Copyright 1990 by Randolph Esser

Modulplan

Am

Von
Randolph Esser, 5.6.1990




Ein Eigenbau Compute-board auf Basis des MC68000 Prozessors von Motorola mit 8/16MHZ Taktrate.
Aufbau auf einer Doppel-Europakarte incl. LCD Display.
Erweiterung per VG96 Messerleiste mit VME32 Bus Protokoll.
Die dazugehörige GDP 68k Grafikkarte ist im GDP68k Projekt separat beschrieben.

Bestückungsseite - Bauteilplan




Lötseite - Bauteilplan




Rot = +5V Leitung
Blau = Gnd Leitung
Grün = Standby Power (Batterie gestützt)


CPU & IRQ Logik




CPU & Bus Driver





Adressdekoder




Speicheraufteilung (16-Bit-Speicher!)



Ram/ROM Address Mapping




Peripherie-IO Prozessoren (VIA's)




Peripherie Prozessoren -> IO Ports


PIT 68230




MFP 68901



EPAC mc68000 PiggyBack Interface



VG Expansion Board Interface



96pol. VG -Leiste

| Reihe C | Reihe B | Reihe A |
|-----------------|-----------------|-----------------|
| +5V Stromvers. | +5V Stromvers. | +5V Stromvers. |
| +12V Stromvers. | +5V UCMOS | -12V Stromvers. |
| BA8 | IRQ1 | BA1 |
| BA9 | IRQ2 | BA2 |
| BA10 | IRQ3 | BA3 |
| BA11 | IRQ4 | BA4 |
| BA12 | IRQ5 | BA5 |
| BA13 | IRQ6 | BA6 |
| BA14 | IRQ7 | BA7 |
| BA15 | GND | EXP |
| BA16 | FLOPPY | FC2 |
| BA17 | NC | FC1 |
| BA18 | GND | FC0 |
| BA19 | +12V Stromvers. | GND |
| BA20 | +12V Stromvers. | BAS |
| BA21 | GND | GND |
| BA22 | NC | DTACK |
| BA23 | NC | GND |
| GND | LPSTB | BR/W |
| NC | VPA | BLDS |
| RESET | BR | BUDS |
| BERR | EXT | GND |
| HALT | NC | 16 MHz |
| GND | POR | GND |
| BD15 | NC | BD7 |
| BD14 | BR/W | BD6 |
| BD13 | BVMA | BD5 |
| BD12 | BE | BD4 |
| BD11 | BG | BD3 |
| BD10 | NC | BD2 |
| BD9 | BGACK | BD1 |
| BD8 | SSEL | BD0 |

Alle mit NC (no connection) gekennzeichneten Leitungen sind mit 1 kOhm-Pullup's versehen.

VIA IO Port Pinning


VIA-A
Port A (higher)

| | | |
|------|----|----|
| GND | 1 | 2 |
| PAA0 | 3 | 4 |
| PAA1 | 5 | 6 |
| PAA2 | 7 | 8 |
| PAA3 | 9 | 10 |
| PAA4 | 11 | 12 |
| PAA5 | 13 | 14 |
| PAA6 | 15 | 16 |
| PAA7 | 17 | 18 |
| PAB0 | 19 | 20 |
| PAB1 | 21 | 22 |
| PAB2 | 23 | 24 |
| PAB3 | 25 | 26 |
| PAB4 | 27 | 28 |
| PAB5 | 29 | 30 |
| PAB6 | 31 | 32 |
| PAB7 | 33 | 34 |
| ACA1 | 35 | 36 |
| ACA2 | 37 | 38 |
| ACB1 | 39 | 40 |

VIA-B
Port B (Lower)

| | |
|------|--|
| GND | |
| PBA0 | |
| PBA1 | |
| PBA2 | |
| PBA3 | |
| PBA4 | |
| PBA5 | |
| PBA6 | |
| PBA7 | |
| PBB0 | |
| PBB1 | |
| PBB2 | |
| PBB3 | |
| PBB4 | |
| PBB5 | |
| PBB6 | |
| PBB7 | |
| BCA1 | |
| BCA2 | |
| ACB2 | |

LCD - Anschluß

















PAA0 — DB0

1
2
3
4
5
6


PAA7 — DB7

PAB1 RS
PAB0 R/W
PAB2 E





| Pins Eingang | Typ | Pins Ausgang | Bezeichnung/Art | pro Gehäuse Vorhanden | benötigt |
|-------------------------------------|-------------------------------------------------------------------------------------|----------------------------|----------------------------------------|--------------------------|----------|
| 1, 3, 5, 13, 11, 9 |  | 2, 4, 6, 12, 10, 8 | Inverter 74LS04 | 6 | 12/6 ✓ |
| 1, 3, 5, 13, 11, 9 |  | 2, 4, 6, 12, 10, 8 | Ino. o.K. 74LS05 | 6 | 6 ✓ |
| 1, 3, 5, 13, 11, 9 |  | 2, 4, 6, 12, 10, 8 | Triber o.K. 74LS17 | 6 | 18 ✓ |
| 2, 4, 6, 8, 17, 15, 13, 11 |  | 18, 16, 14, 12, 3, 5, 7, 9 | Tristate/unidir. 74LS244/41 | 8 | 30 ✓ |
| 2-9 |  | 18-11 | Busstreiber Tristate/bidir. 74LS245 | 8 | 16 ✓ |
| 1 4 13 9 2 5 12 10 |  | 3, 6, 11, 8 | AND 74LS08 | 4 | 4 ✓ |
| 1 4 13 9 2 5 12 10 |  | 3, 6, 11, 8 | AND o.K. 74LS09 | 4 | 0 ✓ |
| 1 4 13 9 2 5 12 10 |  | 3, 6, 11, 8 | NAND 74LS00 | 4 | 8 ✓ |
| 2 5 12 9 3 6 11 8 |  | 1, 4, 13, 10 | NAND o.K. 74LS01 | 4 | 0 |
| 1 13 2 12 4 10 5 9 |  | 6, 8 | 4-fach NAND 74LS20 | 2 | 2 ✓ |
| 1 4 2 11 3 10 13 9 12 8 |  | 5, 6 | 5-fach-NOR 74LS260 | 2 | 1 ✓ |
| 1 4 13 9 2 5 12 10 |  | 3, 6, 11, 8 | OR 74LS32 | 4 | 12 ✓ |
| 2 5 12 9 3 6 11 8 |  | 1, 4, 13, 10 | NOR 74LS02 | 4 | -0 ✓ |

Taktversorgung:





Bauteile-Liste (CPU-Platine)



| Menge | Bezeichnung | Pin-Gehäuse | |
|-------|---------------------------------|-------------|------------------|
| 1 | MC 68000 8MHz | 64 | JC 1 |
| 1 | MC 68230 8MHz | 48 | JC 2 |
| 1 | MC 68901 4MHz | 48 | JC 3 |
| 1 | MM 6522A 2MHz | 40 | JC 4 |
| 2 | MM 62256/120ms | 28 | JC 5,6 |
| 2 | 27256/250ms | 28 | JC 7,8 |
| 1 | JCL 8211 | 8 | JC 9 |
| 8 | 74LS244 | 20 | JC 42,43,44,45 |
| 4 | 74ALS645/245 | 20 | JC 10,11,12,13 |
| 3 | 74LS138 | 16 | JC 14,15,40,41 |
| 1 | 74LS148 | 16 | JC 26,20,16 |
| 1 | 74LS393 | 14 | JC 17 |
| 1 | 74LS164 | 14 | JC 35 |
| 2 | 74LS112 | 14 | JC 19 |
| 1 | 74LS175 (HC) | 16 | JC 28, JC 39 |
| 1 | 74LS260 | 14 | JC 33 |
| 1 | 74LS20 | 14 | JC 27 |
| 3 | 74LS32 | 14 | JC 18 |
| 3 | 7417 | 14 | JC 24, 31, 38 |
| 2 | 74LS04 | 14 | JC 1, 22, 32, 37 |
| 1 | 74AS04 | 14 | JC 21, 30 |
| 1 | 74LS05 | 14 | JC 36 |
| 1 | 74LS08 | 14 | JC 23 |
| 2 | 74LS00 | 14 | JC 25 |
| 1 | Socket: 8 pol | | JC 1, 29, 34 |
| 17 | 14 pol | | |
| 7 | 16 pol | | |
| 6 | 20 pol | | |
| 4 | 28 pol | | |
| 1 | 40 pol | | |
| 2 | 48 pol | | |
| 2 | Buchsenleiste 32 pol | | |
| 1 | Quarz 16 MHz | | |
| 1 | 12 MHz | | |
| 5 | Jumper | | |
| 1 | Spindeltrimmer 15K Ω /1% | | |
| 1 | Widerstand 47K Ω /1% | | |
| 1 | 1M Ω /1% | | |
| 1 | Diode 1N4148 | | |
| 2 | LED rot | | |
| 1 | LED grün | | |
| 1 | 1N4006 | | |
| 1 | Batterie Lithium 3V/450mAh | | |
| 23 | Pullups 10 K Ω | | |
| 40 | Abblock-Kondensatoren | | |
| | Kondensator ELKO 10pF/16V | | |




Bus-Übergabe zum mc68000-Interface



POC – M68k PiggyBack memory handshake logic



$$\begin{aligned}
 BR &= \overline{BGACK} \cdot \overline{AS} \cdot \overline{BG} \vee \overline{AS} \cdot \overline{BG} \vee SSEL \\
 BGACK &= \overline{AS} \vee (BG \cdot BGACK) \vee SSEL \\
 BR &= \overline{AS} \cdot (\overline{BGACK} \cdot (\overline{SSEL} \cdot \overline{BG}) \vee SSEL) \\
 &= \overline{AS} \cdot (\overline{BGACK} \cdot \overline{SSEL} \vee \overline{BGACK} \cdot \overline{BG}) \vee SSEL
 \end{aligned}$$



$$\begin{aligned}
 BR &= \overline{BGACK} \vee (\overline{AS} \cdot \overline{BG}) \vee SSEL \hat{=} \overline{BGACK} \cdot (\overline{AS} \vee \overline{BG}) \vee SSEL \\
 BGACK &= \overline{AS} \vee (BG \cdot BGACK) \vee SSEL
 \end{aligned}$$

CP/M BIOS Interface Specification

Bios- Aufruf TRAP # 3

trap hndli:

```

cmpi    # mfuncs, dx
bcc     trapmg
lsl     #2, dx
lea     biosbase, ax
moveal  0(ax, dx), ax
clr.l   dx
jsr     (ax)

```

trapmg:

rtE

biosbase

dc.l

```

_init
Wboot
constat
conin
conout
lstat
pun
rdr
home
seldsk
settrk
setsec
setdma
cread
cwrite
lstat
sectran
softnk
getseg
getioB
setioB
flush
setexc

```

(Bios 17)

mfuncs

EQU

(* - biosbase / 4)

Bios head:

Systemadressen

```

fdccmd    equ    / Floppy base /
fdctrk    equ    fdccmd + 2
fdsec     equ    fdccmd + 4
fdclat    equ    fdccmd + 6
fdxst     equ    fdccmd + 8

```

```

gdpbase   equ
gdpreg    equ

```

```

floadrg   equ    142      Vector f. Floppy
initdef    equ    $FFFFFF  Autovec. f. Int Nr. 6

```

```

copylop    equ
dez_out    equ

```

String mit Ende
Des. Zahlen 07

| <u>Disk-Rout.</u> | | | |
|-------------------|---------------------------------------------------------|---------------------------------------------------------|------|
| home: | clr. b RTS | sel trk | spur |
| sel dsk: | | | |
| sel tr. 0: | | | |
| sel tr. 1: | | | |
| set trk: | | | |
| set sec | | | |
| set tran | | | |
| set dma | | | |
| flush | | | |
| no flush | | | |
| get sep: | move. L RTS | # memrgn, D0 | |
| get iob: | move. B RTS | io byte, D0 | |
| set iob: | move. b RTS | D1, io byte | |
| set exc: | and i. L LSL move. L move. L move. L RTS | ## \$FF, D1 #2, D1 D1, 00 (a0), D0 d2, (a0) | |
| no set: | | | |

- Disk-Sonderfunktionen!
- Daten-Definitionen

In Supervisor-Modus schalten:

MOVE.L (A7)+, Supmem
MOVE.L \$20, Supmem+4

Stack enthält neuen
Sprung für Privilegverl.
vettern.


PEA SUPERV1
MOVE.L (A7)+, \$20
Move.L # \$2000, SR
Move.L (Supmem+4), \$20
Move.W # \$4EF9, Supmem-2
JMP (Supmem-2)

; JMP vor Rücksprungadresse
setzen → zurück zum alten PRG

SUPERV1 Move.W # \$2000, (A7)
RTE

neue Routine bei Privileg-
verletzungen.

Address Monitor Debug Board – TOP Side



Wird auf die Pfostenleiste parallel zu den DRams aufgesteckt.
Über die Kippschalter kann Einzeltakt Bearbeitung zum Debugging
Des Bootstrap Codes erreicht werden (ab Adresse 0x0).

Address Monitor Debug-Board – Buttom Side

